**Amendments to the Claims:** 

This listing of claims will replace all prior versions, and listings, of claims in the

application:

1. (Previously Presented) A processor comprising:

a plurality of thread partitionable resources that are each partitionable between

a plurality of threads including a first thread and at least one other thread;

logic to receive a program instruction from a first thread directing said

processor to suspend execution of said first thread, and in response to said

program instruction to cause the processor to suspend execution of the first

thread and to relinquish portions of said plurality of thread partitionable

resources associated with the first thread for use by other ones of said

plurality of threads.

2. (Previously Presented) The processor of claim 1 wherein the program instruction is a

suspend instruction which consists of a suspend opcode which explicitly directs the

processor to suspend execution of the first thread and to relinquish portions of said

plurality of thread partitionable resources associated with the first thread for use by

other ones of said plurality of threads.

3. (Original) The processor of claim 1 wherein said logic is to cause the processor to

suspend the first thread for a selected amount of time.

4. (Original) The processor of claim 3 wherein said selected amount of time is a fixed

Atty. Docket No.: 42390.P12495

amount of time.

- 5. (Original) The processor of claim 3 wherein said processor is to execute instructions from a second thread while said first thread is suspended.
- 6. (Original) The processor of claim 3 wherein said selected amount of time is programmable by at least one technique chosen from a set consisting of: providing an operand in conjunction with the program instruction; blowing fuses to set the selected amount; setting the selected amount in microcode.
- 7. (Original) The processor of claim 1 wherein said plurality of thread partitionable resources comprises:

an instruction queue;

a register pool.

- 8. (Original) The processor of claim 7 further comprising:
  - a plurality of shared resources, said plurality of shared resources comprising:

a plurality of execution units;

a cache;

a scheduler;

a plurality of duplicated resources, said plurality of duplicated resources comprising:

App. No.: 10/039,777 Amdt. dated August 1, 2005

Amdt. dated August 1, 2005
Reply to Office action of March 30, 2005

a plurality of processor state variables;

an instruction pointer;

register renaming logic.

9. (Original) The processor of claim 8 wherein said plurality of thread partitionable

resources further comprises:

a plurality of re-order buffers;

a plurality of store buffer entries.

10. (Original) The processor of claim 1 wherein said logic is further to cause the

processor to resume execution of said first thread in response to an event.

11. (Original) The processor of claim 3 wherein said logic is further to cause the

processor to ignore events until said selected amount of time has elapsed.

12. (Original) The processor of claim 1 wherein said processor is embodied in digital

format on a computer readable medium.

13. (Original) A method comprising:

receiving a first opcode in a first thread of execution;

suspending said first thread for a selected amount of time in response to said first

opcode;

relinquishing a plurality of thread partitionable resources in response to said first

Atty. Docket No.: 42390.P12495

App. No.: 10/039,777

opcode.

- 14. (Original) The method of claim 13 wherein relinquishing comprises: annealing the plurality of thread partitionable resources to become larger structures usable by fewer threads.
- 15. (Original) The method of claim 14 wherein relinquishing said plurality of thread partitionable resources comprises:

relinquishing a partition of an instruction queue; relinquishing a plurality of registers from a register pool.

16. (Original) The method of claim 15 wherein relinquishing said plurality of thread partitionable resources further comprises:

relinquishing a plurality of store buffer entries; relinquishing a plurality of re-order buffer entries.

17. (Original) The method of claim 13 wherein said selected amount of time is

programmable by at least one technique chosen from a set consisting of:

providing an operand in conjunction with the first opcode;

blowing fuses to set the selected amount of time;

programming the selected amount of time in a storage location in advance of

5

decoding the program instruction;

setting the selected amount of time in microcode.

App. No.: 10/039,777 Amdt. dated August 1, 2005 Atty. Docket No.: 42390.P12495

18. (Original) A system comprising:

a memory to store a plurality of program threads, including a first thread and a

second thread, said first thread including a first instruction;

a processor coupled to said memory, said processor including a plurality of thread

partitionable resources and a plurality of shared resources, said processor to

execute instructions from said memory, said processor, in response to

execution of said first instruction to suspend said first thread and to relinquish

portions of said plurality of thread partitionable resources.

19. (Original) The system of claim 18 wherein said processor is to execute said second

thread from said memory while said first thread is suspended.

20. (Previously Presented) The system of claim 19 wherein said processor is to suspend

execution of said first thread in response to said first instruction for a selected amount

of time, said selected amount of time is chosen by at least one technique chosen from

a set consisting of:

providing an operand in conjunction with the program instruction;

blowing fuses to set the selected amount of time.

21. (Original) The system of claim 18 wherein said plurality of thread partitionable

resources comprises:

an instruction queue;

a register pool.

App. No.: 10/039,777

Amdt. dated August 1, 2005

6

22. (Original) The system of claim 21 wherein said processor further comprises:

a plurality of shared resources, said plurality of shared resources comprising:

a plurality of execution units;

a cache;

a scheduler;

a plurality of duplicated resources, said plurality of duplicated resources

comprising:

a plurality of processor state variables;

an instruction pointer;

register renaming logic.

23. (Currently Amended) The system of claim 22 wherein said plurality of thread

partitionable resources further comprises:

a plurality of re-order buffers;

a plurality of store buffer entries;

24. (Original) An apparatus comprising:

means for receiving a first instruction from a first thread;

means for suspending said first thread in response to said first instruction;

means for relinquishing a plurality of partitions of a plurality of resources;

means for re-partitioning said plurality of resources after a selected amount of

time.

- 25. (Original) The apparatus of claim 24 wherein said first instruction is a macroinstruction from a user-executable program.
- 26. (Original) The apparatus of claim 25 wherein said plurality of resources comprises a register pool and an instruction queue.